Abstract-This paper proposes a new reconfigurable instruction-oriented architectures, based on the types of architecture for multi-media and wireless communications.
performs far better than conventional processors.
to high resource utilization when (1) I/Os from/to processing elements are limited and (2) a data flow does not fit into a I. INTRODUCTION given mesh topology. In addition, the degree of parallelism in LLP is limited. REM\ARC [3] , MATRIX [4] , MorphoSys Multimedia and wireless communication applications [5] and PACT XPP [6] belong to this group. demand high computing power, flexibility, and scalability. [7] , PADDI [8] , Chameleon [9] , and AVISPA architecture is to map critical loops into processing elements [10] . Fig l(c) . An XBSN includes two 32x32 8-bit crossbar switches, so any 8-bit word of 32 operands
To estimate the performance of the proposed (fetched from a memory) can be available to each operand architecture, we modeled an SOC system embedding register. In other words, 64 8-bit operands are fetched from FleXilicon architecture using SystemC. We implemented a the two memories on a clock cycle and available to the two Viterbi decoder, a 16x16 SAD operation in MPEG4 video, a operand registers, in turn, the 16 PEMs. So that the two PEs GSM pulse shaping filter, an MP3 cosine filter, and a DFT of a PEM are guaranteed to receive two operands, which block for GPS (Global Positioning System) correlation on addresses the peak memory access problem faced for other single PBS using the SystemC model. We compared the existing architectures. An XBSN is a key block of the performancewithARM920T,andTI320C64xxDSP [12] . architecture. combinational logic in FSM can be minimized through logic controller can be shared across multiple processing elements times for the MP3, and 11.3 times for the GPS. The through flexible implementation of a FSM, which reduces reduction ratios are much larger over ARM 920T. In GPS, the overall hardware complexity . Fig 1 (d) shows the FleXilicon requires only 0.06 cycles per single M\AC controller block, in which an address generation unit (AGU) operation, while TI 320C64xx and ARM 920T 0.71 cycles will achieve additional speedup with a more advanced and 7.14 cycles, respectively. CMOS process. 
